


86459501 1/8

NO.	NAME OF PART	QUANT	MATERIAL	FINISH	NOTE







- 注1. CMOS、TTLの型番74、抵抗の単位Ω、コンデンサの単位(μ)F/Vは省
 2. 指定のない抵抗の容量は1/10W
 3. 指定のないコンデンサはセラミックコンデンサで耐圧25V
 4. 通信を使用しないソフトでは、14C、11F、R55~R60は未実装
 5. は、 の略

DRAWING	DESIGN	CHECKED	APPROVED	SCALE	TITLE
清水			小 34.9.30 JI		SYSTEM11 MOTHER PCB 回路図
199.9.30					DRAW NO. 86459501 1/8
NAMCO LIMITED TOKYO JAPAN					

86459501 2/8

NO.	NAME OF PART	QUANT	MATERIAL	FINISH	NOTE




DRAWING	DESIGN	CHECKED	APPROVED	SCALE	TITLE
清水			(小)		SYSTEM11
1999.30			(小)		MOTHER PCB 回路図
NAMCO LIMITED TOKYO JAPAN					DRAW NO. 86459501 2/8

86459501 3/8

出図
 6.11.30
 研究部
 株式会社ナムコ


NO.	NAME OF PART	QUANT	MATERIAL	FINISH	NOTE



DRAWING	DESIGN	CHECKED	APPROVED	SCALE	TITLE
清水					SYSTEM11
199.9.30					MOTHER PCB 回路図
NAMCO LIMITED TOKYO JAPAN					DRAW NO. 86459501 3/8

86459501 4/8


NO.	NAME OF PART	QUANT	MATERIAL	FINISH	NOTE



DRAWING	DESIGN	CHECKED	APPROVED	SCALE	TITLE
清水			(Signature)		SYSTEM11
1999.30					MOTHER PCB 回路図
NAMCO LIMITED TOKYO JAPAN					DRAW NO. 86459501 4/8

86459501 5/8

NO.	NAME OF PART	QUANT	MATERIAL	FINISH	NOTE






注1. JP1、JP2はRAMのスピード調整用。25nS品ではGNDに固定

DRAWING	DESIGN	CHECKED	APPROVED	SCALE	TITLE
清水			小 34.9.30 川		SYSTEM11
199.9.30					MOTHER PCB 回路図
NAMCO LIMITED TOKYO JAPAN					DRAW NO. 86459501 5/8

86459501 8/9



NO.	NAME OF PART	QUANT	MATERIAL	FINISH	NOTE




注1. R46、R48、VOL1は、3.4V調整のため未実装
 2. R47、R49は抵抗値許容差1%以内のものを使用

DRAWING	DESIGN	CHECKED	APPROVED	SCALE	TITLE
清水			小 34.9.30 JI		SYSTEM11 MOTHER PCB 回路図
199.9.30					DRAW NO. 86459501 6/8
NAMCO LIMITED TOKYO JAPAN					

86459501 7/8



NO.	NAME OF PART	QUANT	MATERIAL	FINISH	NOTE



DRAWING	DESIGN	CHECKED	APPROVED	SCALE	TITLE
清水			小 34.9.30 川		SYSTEM11 MOTHER PCB 回路図
199.9.30					DRAW NO. 86459501 7/8
NAMCO LIMITED TOKYO JAPAN					

86459501 8/B

NO.	NAME OF PART	QUANT	MATERIAL	FINISH	NOTE



注1. JP3、JP6、JP7は0Ω抵抗

	フラッシュROM 2K、2F、2L、2J	1R (LS74)	JP3	JP6	JP7	R5~R10
実装時	×	○	○	○	×	×
未実装時	○	×	×	×	○	○

ただし、○：実装、×：未実装

DRAWING	DESIGN	CHECKED	APPROVED	SCALE	TITLE
清水			小 34.9.30 川	X	SYSTEM11 MOTHER PCB 回路図
199.9.30					DRAW NO. 86459501 8/B
NAMCO LIMITED TOKYO JAPAN					